

MODEL NAME : ZAP00  
PROJECT CODE : ANRZAP0000  
PCB NO : DA8000WL000 LA-A301P M/B  
DA4001XN000 LS-A301P LOGO/B  
DA4001XO000 LS-A302P IND/B  
DA4001XP000 LS-A303P BTN/B  
DA4001XQ000 LS-A304P NGFF/B  
FPC NO : LF-A301P HEAD/B  
LF-A302P SLIT\_R/B  
LF-A303P SLIT\_L/B  
LF-A304P KB/B

# Compal Confidential Schematic Document


Crescent Bay Platform  
Intel Broadwell ULT  
2014-09-23

Rev: 1.0

X76@ : 76 level  
46@ : 46 level  
@ : Nopop component  
CONN@ : Connector component  
XDP@ : XDP function  
EMI@ : EMI parts  
@EMI@ : Reserve EMI parts  
ESD@ : ESD parts  
@ESD@ : Reserve ESD parts  
RF@ : RF parts  
BDWI5@ : CPU BDW I5  
H@:Haswell  
B@:Broadwell



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	Cover page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-A301P	1.0
				Date: Thursday, September 25, 2014	Sheet 1 of 56




Board ID Table for AD channel

Vcc	3.3V +/- 1%					
Ra	100K +/- 1%					
Board ID	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	EC AD3	
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B	NVIDIA Graphic
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C	
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26	
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30	
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B	
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46	
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54	
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64	
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76	
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87	AMD Graphic
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96	
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3	
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD	
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7	
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0	
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9	
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3	
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC	
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6	
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF	

Board ID table and PCB version

ID	Rb	HSW(Haswell)	BDW(Broadwell)
0	0	EVT-1(R0.1) , EVT-2(R0.1)	EVT-1(R0.1)
1	12K	EVT-3(R0.2)	EVT-2(R0.2)
2	15K	DVT-1(R0.3) , DVT1.1(R0.4)	DVT-1(R0.5)
3	20K	DVT-2(R0.5)	Not use
4	27K	Not use	DVT-1.1(N16P,R0.6)
5	33K	Not use	DVT-2(R1.0)
6	43K	Pilot(R1.0)	Pilot(R1.0)

Symbol Note :




## CLOCK SIGNAL

CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	M.2 Card WLAN
CLKOUT_PCIE3	10/100/1000 LAN
CLKOUT_PCIE4	N15P-GX , Video docking
CLKOUT_PCIE5	


ULT	USB3.0	
	Port1	Left side 1
	Port2	Right side (power share)
	Port3	Left side 2
	Port4	Caldera
	USB2.0	
	Port0	Left side 1
	Port1	Right side (power share)
	Port2	Left side 2
	Port3	Caldera
	Port4	Touch screen
	Port5	Camera
	Port6	ELC
	Port7	BT
	PCI EXPRESS	
	Lane 1	
	Lane 2	
	Lane 3	WLAN(M.2 Card)
	Lane 4	10/100/1000 LAN
	Lane 5	PCIE 4x MUX
	Lane 6	
	SATA	
	SATA0	HDD or NGFF SSD1
	SATA1	NGFF SSD2
	SATA2	
	SATA3	


SMBUS Address [0x90]

ULT  
Broadwell






KBC  
KB9012A4





# Non-Interleaved memory






CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers

**SATA Impedance Compensation**  
CAD note:  
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.  
reference FFRD schematics 0.5

### HDA for Codec











PCIE 4X MUX

WLAN (M.2 Card)

10/100/1000 LAN

Left side 2

Caldera

Left side 1

Right side (power share)

Left side 2

Caldera

Touch screen

Camera


ELC






Bluetooth

Left side 1




Right side (power share)

CAD NOTE:  
Route single-end 50-ohms and max 500-mils length.  
Avoid routing next to clock pins or under stitching capacitors.  
Recommended minimum spacing to other signal traces is 15 mils.











Define EC OD pin  
need double confirm.






VDDQ DECOUPLING  
+1.35V : 470UF/2V/7343 \*2 (PWR)  
10UF/6.3V/0603 \* 6  
2.2UF/6.3V/0402 \* 4

Security Classification		Compal Secret Data		<div>Compal Electronics, Inc.</div>	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	<div>MCP(12/19) Power</div>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <div>LA-A30IP</div>	Rev <div>1.0</div>
				Date:	Friday, September 19, 2014
				Sheet	13 of 56






RC148 SHOULD BE PLACED CLOSE TO CPU



### CFG STRAPS for CPU






Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port

# 2-3A to 1 DIMMs/channel

Populate RD1, De-Populate RD7 for Intel DDR3  
VREFDQ multiple methods M1  
Populate RD7, De-Populate RD1 for Intel DDR3  
VREFDQ multiple methods M3



<7> DDR\_A\_DQS[0..7]  
<7> DDR\_A\_D[0..63]  
<7> DDR\_A\_DQS[0..7]  
<7> DDR\_A\_MA[0..15]

All VREF traces should  
have 10 mil trace width  
Note:  
Check voltage tolerance of  
VREF\_DQ at the DIMM socket





CAD NOTE  
PLACE THE CAP NEAR TO  
DIMM RESET PIN



## DDR3L SODIMM ODT GENERATION







Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2013/09/09		Deciphered Date		2014/09/09		Title	
								DDRIII DIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						LA-A301P		1.0	
Date:						Friday, September 19, 2014		Sheet 17 of 56	



<7> DDR\_B\_DQS#[0..7]  

<7> DDR\_B\_D[0..63]  

<7> DDR\_B\_DQS[0..7]  


<7> DDR\_B\_MA[0..15]  

[illegible]


**CAD NOTE**  
PLACE THE CAP NEAR TO  
DIMM RESET PIN

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	DDRIII DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROZ DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	1.0
				LA-A301P		
Date: Friday, September 19, 2014				Sheet	18	of 56


## LCD power control




## LCD backlight power control






## Webcam power control




## Touch screen panel power control



## eDP connector





Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2013/09/09		Deciphered Date		2014/09/09		Title			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>								eDP/webcam/touch			
								Document Number		Rev	
								LA-A301P		1.0	
								Date:		Sunday, September 21, 2014	
								Sheet		19 of 56	





*S = L, A port = B1 port (DP Port)*  
*S = H, A port = B2 port (HDMI/DVI/VGA Dongle)*









Mini DP connector






ROYALTY HDMI W/LOGO  
CPN:RO0000002HM






GPU_PWR_LEVEL	
Low	Low Performace
High	High Performace














$$MF=0$$


Memory Partition A - Lower 32 bits




Security Classification	Compel Secret Data		<b>Compel Electronics, Inc.</b>	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	
THIS SHEET OF INFORMATION DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>NISP GDDRS B</b> <b>LA-A301P</b>	
			Title	
			Size	Document Number
			Rev	1.0
Date	Friday, September 19, 2014	Sheet	28	of 56



SA00007D800 S IC D5 128M32 K4G41325FC-HC03 FBGA 170P











SA00006O40L S IC D5 128M32/2.5G H5GC4H24MFR-T2C FBGA  
SA00006O41L S IC D5 128M32/2.5G H5GC4H24MFR-T2C A31!

GPU	FB Memory GDDR5		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N15P-GX	Samsung 2500MHz	K4G41325FC-HC03	PD 4.99K	PD 4.99K	PD 20K	PU 49.9K	PD 34.8K	PD 4.99K	PD 4.99K	PD 20K
		256Mx16								
	Hynix 2500MHz	H5GC4H24MFR-T2C	PD 4.99K	PD 4.99K	PD 15K	PU 49.9K	PD 34.8K	PD 4.99K	PD 4.99K	PD 20K
		256Mx16								





W25X20CL 2M-Bit/256K-byte

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	N15P MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-A301P
				Date:	Wednesday, September 24, 2014
				Sheet	29 of 56




TIMAG: S X'FORM\_IH-160 LAN,SP050006F00  
BOTHAND: S X'FORM\_GST5009-D LF LAN,SP050006B00





Security Classification		Compal Secret Data		Title	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	LAN E2201	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Friday, September 19, 2014		Sheet 30 of 56			




















## Right side (power share)



## Left side 1



## Left side 2





From CPU RX

Pin Number	HD3SS3415	PI3PCIE3415
21	NC	VDD
25	NC	GND
31	NC	VDD
35	NC	GND
39	NC	VDD

From CPU TX




PCIE\_CLK\_BUFFER

To N15P-GX TX




To N15P-GX RX

SEL Pin	Function
Low	xl ---> xOb
High	xl ---> xOb
















```
PTP pin define
VDD
I2C_DATA
I2C_CLK
GND
ATTN
PTP_DISABLE#(CLOSE LID)
PS2_DATA
PS2_CLK
PTP_KBBL#(KB BL)
NC
```





Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>ELC (2)PTP/PWR SW</b>		Rev 1.0
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Drawing Number <b>LA-A301P</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OR THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. OR ANY OF ITS SUBSIDIARIES OR AFFILIATES. ANY DISCLOSURE OF THE INFORMATION CONTAINED HEREIN WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date <b>19-SEP-2014</b>	
				Sheet <b>38</b>	of <b>56</b>

I2C address


	A3	A2	A1	A0
UE1 (sheet 10 in Caldera board)	0	0	0	1
UE4 (sheet 39)	0	0	1	0
UE3 (sheet 38)	0	0	1	1
3rd LED drive (reserve)	0	1	0	0






UF1  
NCT7718W(SA000067P00)Address:1001\_100xb(0x98h)  
ADM1032ARMZ-REEL(SA010320110)Address:100\_1100(0x4C)  
UF2  
W83L771AWG-2(SA00003PU00)Address:1001\_101xb(0x9Ah)  
ADM1032ARMZ-2R(SA010320120)Address:100\_1101(0x4D)


## CPU FAN control circuit



## GPU FAN control circuit



## INT\_KBD Connector



Place CK8 close to RC13.1

Please close to EC

ME\_FWP PCH has internal 20K pulldown (suspend power rail)

Reserve for abnormal shutdown

Board ID

- SD028000080 0\_0402\_5%
- SD034120280 12K\_0402\_1%
- SD034150280 15K\_0402\_1%
- SD028200280 20K\_0402\_1%
- SD034100300 27K\_0402\_1%
- SD034330280 33K\_0402\_1%
- SD034430280 43K\_0402\_1%
- SD034560280 56K\_0402\_1%
- SD034750280 75K\_0402\_1%
- SD034100380 100K\_0402\_1%
- SD034130380 130K\_0402\_1%
- SD034160380 160K\_0402\_1%
- SD034200380 200K\_0402\_1%
- SD000001880 240K\_0402\_1%
- SD000000280 270K\_0402\_1%
- SD034330380 330K\_0402\_1%
- SD028430380 430K\_0402\_1%

221 ohm for white LED  
316 ohm for red LED  
on dock cable side

Place CE12 between DK1 and RK14

Place CK13 between DK1 and UK1


Place DK1 close to UK1

Place CK17,CK19,CK20 close to UK1


Security Classification		Compal Secret Data		Title	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Docu	EC ENE-KB9012/KC3810
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date				Wednesday, September 24, 2014	Sheet 41 of 56





+5VS and +3VS switch




+3VALW TO +3V\_DSW





+3VALW\_PCH switch






For Intel S3 power reduction




Screw Hole






Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	PWR-DCIN/BATT CONN/OTP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev		
				LA-A301P			1.0	
				Date: Friday, September 19, 2014			Sheet	47 of 56

CC = 3A  
CV = 17.7V




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PWR-Charger</b>	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>LA-A301P</b>	Rev 1.0
Date:	Friday, September 19, 2014	Sheet	48	of	56



3.3VALWP  
TDC=6.2A  
Peak Current 8.83A  
OCP current 10.6A  
FSW=355kHz

	TYP	MAX
H/S Rds(on) :	23.2mohm	27.8mohm
L/S Rds(on) :	7mohm	8.4mohm



$OVP = V_{out} * (112.5\% - 117.5\%)$   
 $OCP = V_{trip} / R_{dson} + I_{ripple} / 2$   
 $V_{trip} = I_{cs(min)} * R_{cs} / 8 + 1mV$   
 $V_{cs} = I_{cs} * v_{cs}$  should be in the range of 0.2~2V  
 $V_{out} = V_{FB} * (1 + R_{top} / R_{bot})$   
 $V_{FB} = 2V$

Output capacitor ESR need follow  
below equation to make sure feed back  
loop stability  
 $ESR = 20mV * L * f_{sw} / 2V$

5VALWP  
TDC=7A  
Peak Current 10A  
OCP current 12A  
FSW=300kHz

	TYP	MAX
H/S Rds(on) :	23.2mohm	27.8mohm
L/S Rds(on) :	7mohm	8.4mohm




1.35VP  
TDC=16.7A  
Ipeak=24A  
OCP=28.8A  
Switching Frequency: 285kHz


OVP: 110%~120%  
VFB=0.75V, Vout=1.35V  
H/S Rds(on) : 11.7mohm TYP 14mohm MAX  
L/S Rds(on) : 2.7mohm 3mohm

Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on


Note: S3 - sleep ; S5 - power off




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.35VP/0.675VSP		
				Size	Document Number	Rev
				LA-A301P		
				Date:	Friday, September 19, 2014	Sheet 50 of 56



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2013/09/09	Deciphered Date		2014/09/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>PWR-1.05VSP/1.5VSP</b>
Size		Document Number				Rev
		<b>LA-A301P</b>				1.0
Date:		Friday, September 19, 2014		Sheet	51	of 56










	Specifications
Vps0	1.8V
Vboot	1.7V
Icc_MAX	32A
Idyn_MAX	27A
Icc-TDC	10A
Load-Line	2.0mV/A
Fast Slew Rate	48mV/us

```
CPU_CORE
Frequency = 1.2MHz
OCP Current 39 A
DCR: 0.66m +-7% ohm
PH500 B value: 4250k 1%
PH501 B value: 3435k 1%
```





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/09/09	Deciphered Date	2014/09/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-PROCESSOR DECOUPLING		
				Size	Document Number	Rev
					LA-A301P	1.0
				Date: Friday, September 19, 2014		
				Sheet 54 of 56		

# Power block

